Templetronics


Go to content

Embedded

Projects > Project Overviews

Here are the embedded systems projects that Templetronics expertise has successfully designed in the past.


embedded system electronics components

Medical Data Acquisition and Processing System
Project: Medical monitoring system
Description:
Another example of a CPU-FPGA co-processing system. The latter device acting as a data acquirer and processing workhorse, and the former, as system supervisor, and data presenter. This is very much mainstay of high performance data acquisition and processing systems, requiring extensive computational power in a cyclical data rate. The flexibility of the programmable logic device complements the host processor whose main job is system supervision and control/ and "housekeeping".

For further information see the
Digital ASIC and FPGA, and DSP Project pages.

Back to Top
Back to Projects Overview



Avionics Multi Purpose Embedded Processing System

Project: Airborne Embedded Systems
Description:
Hardware design of electronics around a multi-core network Freescale QorIQ family communications processor (two variants) with multiple-interfaces ranging from low speed local control interfaces through GbE to 2.5Gbps PCIe Gen1/2, SATA and USB2.0 across VITA46backplane and VITA 42 daughterboard standards electrical transmission as part of a multi-board modular system. System test and proof to DO160G and bring-up and configuration of embedded Linux OS. System was part of a modular high performance processing design

For further information see the HighSpeed Digital and EMC Project pages.

Back to Top
Back to Projects Overview



Commercial Communications System
Project: Commercial Communications System
Description:
Hardware design of electronics around a dual-core network communications processor with multiple-interfaces ranging from low speed local control interfaces through GbE to 2.5Gbps PCIe/5Gbps vendor specific electrical transmission as part of a multi-board modular system.
Full electronics design from specification to component selection, schematic entry and layout liaison with third party PCB engineers. Responsibility for signal integrity, EMC, power distribution design and reset strategies. Consultation on FPGA design and implementation, and requirements definition. Liaison with mechanical Engineers in defining system solutions and also with partner companies to control layout for high speed data transmission, and embedded software engineers on system security.

Bring-up and configuration of embedded Linux OS.

For further information see the HighSpeed Digital and EMC Project pages.

Back to Top
Back to Projects Overview


4G/LTE/GSM Basestation

Project
: 4G/LTE Basestation
Description:
Hardware design of electronics around a multi-core network processor with multiple-interfaces ranging from low speed local control interfaces through GbE to 6.25Gbps optical and electrical transmission as part of a multi-board modular system.
Full electronics design from specification to component selection, schematic entry and layout liaison with third party PCB engineers. Responsibility for signal integrity, EMC, power-on and reset strategies. Consultation on FPGA design and implementation, and requirements definition. Liaison with electro-mechanical and systems Engineers in defining system solutions and also with partner companies to define next-generation ASICs for high speed data transmission, and embedded software engineers on system security.

For further information see the HighSpeed Digital and EMC Project pages.

Back to Top
Back to Projects Overview


Industrial Telemetry Unit

Project: Remote Telemetry Unit (RTU) System
Description:
Feature rich two board system fitting in a DIN rail housing with multiple communication interfaces and GPIO. Successfully design of board based around a mobile network processor platform, providing the client with a modular design that can be interchanged to utilise differing communications protocols depending on the requirements of system end-users.
We drove board layout for best routing solution to achieve a right first time design with a densely populated board to meet electrical performance criteria, integrating with mechanical Engineers to provide system solution.
System was designed as right first time, passing into production without redesign, and passing all EMC tests (conducted and radiated immunity and emissions tests). On-board PSU was isolated (flyback topology) for safety reasons to integrate with plant.

For further information see the HighSpeed Digital and EMC Project pages.

Back to Top
Back to Projects Overview


MCU/CPU &FPGAVibration Monitoring and Analysis System

Project: Digital Vibration Monitoring & Analysis System
Description:
Multi-processor analysis system with PowerQUICC based system and network and FPGA/DSP co-processing using advanced algorithms for vibration analysis and monitoring targeted to large industrial machines. High bandwidth data transfer was required for this design, with up-to-the minute technology selected to achieve the desired performance. Algorithms operating in VHDL at 300MHz were prevailant here.

For further information see the Digital ASICs and FPGA Projects and HighSpeed Digital and EMC Project pages.

Back to Top
Back to Projects Overview


MCU & DSP Vibration Monitoring and Analysis System

Project: Multi-processor vibration monitoring and analysis system
Description:
Multi-processor data-processing system using a TI C6713B pre-processor and PowerPC MPC565 system master. This system utilised intelligent alarm and spectral zoom algorithms for aero-engines. The system utilised 512MB of of onboard DDR SDRAM, design using a registered DIMM approach to JEDEC standards. Our first source-synchronous data-interface and 10/100 Ethernet interface worked first time to achieve system performance!!

For further information see the Digital ASICs and FPGA Projects and HighSpeed Digital and EMC Project pages.

Back to Top
Back to Projects Overview


Embedded Avionics Video Display Controller
Project: Multi-processor video display and control
Description:
Multi-processor data-processing system using a ST mcro-processor as system master, with interface and control logic in an FPGA.
A challenging design due to the the fragility and low insertion count of micro video connectors, all squeezed into a compact form function to fit in an aircraft cockpit.

For further information see the Digital ASICs and FPGA Projects and HighSpeed Digital and EMC Project pages.

Back to Top
Back to Projects Overview


Embedded Power Controller

Project: Embedded power controller system
Description:
Redesign work of major system components for systembased around an Intel 80C186 CPU. The CPU provided all control and monitoring functions within the system (all software based). This was a multi-card, backplane based system.

For further information see the Analogue Projects, Digital ASICs and FPGA Projects and HighSpeed Digital and EMC Project pages.

Back to Top
Back to Projects Overview


Electric Generator Controller

Project: Embedded generator control FPGA firmware system
Description:
This system was based around a 32 bit RISC CPU IC. The system contained up to 48 cards, each with a communications FPGA and a data buffering FPGA. The system ran on dual lane redundancy and the system methodology checked bitwise errors in data streams (via serial parity) and software checking of correct data. Even addressing was implemented to facilitate parity checking. The system was extremely slow, taking seconds to poll and control each of the 48 cards. CPU data was sent round the system using extended CAN (CAN 2.0).

For further information see the Digital ASIC & FPGA and Embedded Systems project pages.

Back to Top
Back to Projects Overview


Digital Brushless DC Motor Control System

Project: Brushless DC-motor controller
Description:
The company's design expertise contributed heavily towards the design of this system based around a semi-custom ASIC. Our design expertise provided consultation on the development of the prototype and production systems. The system was based around a single ASIC device with peripheral devices (EEPROMs, ADCs, DACs) around it. Communications to the flight computer was achieved via a low baud (1Mbps) serial communications link.

For more details on the digital control side aspects, see the Digital ASICs & FPGAs project page , the Control systems project page, the Mixed Signal Project page and the High Speed Digital, SI & EMC projects pages for more information

Back to Top
Back to Projects Overview

Embedded Data Acquisition & Frequency Analysis System

Project: Data acquisition & frequency analysis system
Description:
Templetronics design expertise designed this combined DSP/FPGA co-processing system for a jet engine monitoring system. We were responsible for the hardware implementation of the system, as well as the design of the analogue signal conditioning circuitry and also consulted on the algorithms implementation.

For more information, please refer also to our Analogue Project page , Mixed Signal project page and High Speed Digital, SI & EMC project pages

Back to Top
Back to Projects Overview


Embedded RISC CPU ASIC Engine Control System

Project: Embedded CPU & ASIC engine control system
Description:
This system was based around a commercial CPU IC. Two other ASICs were contained within the system. Both were responsible for data acquisition, general purpose discrete I/O, the latter passing data to the CPU for software processing. Our expertise provided the design expertise for the ASIC retarget for one device and the VHDL design for the other, also taking both devices through the full ASIC design flow.

Back to Top
Back to Projects Overview


Embedded RISC CPU ASIC Generator Control System

Project: Embedded electric generator control system
Description:
This system was based around a 32 bit RISC CPU IC. Two main SoCs were contained within the system. One was the CPU chip, the other the I/O device, responsible for data acquisition, general purpose discrete I/O, the latter passing data to the CPU for software processing. Templetronics provided the VHDL design and ASIC design flow expertise for both the CPU ASIC and the I/O ASIC.

For more details see the Digital ASICs & FPGAs project page

Back to Top
Back to Projects Overview


Custom Digital Motor Control System

Project: Brushed DC-motor controller
Description:
Highly complex embedded hardware digital control system for a brushed DC motor systems.
Templetronics design expertise was on hand from system concept through to productionisation of the design. As well as the digital board design, we also designed the digital algorithms, provided analogue design expertise on power circuit driving techniques and interfacing to digital devices

For more details on the digital control side aspects, see the Digital ASICs & FPGAs project page, the Mixed Signal project page and the High Speed Digital project pages for more information.

Back to Top
Back to Projects Overview

embedded system electronic components

We use cookies to help maintain and improve our website.

Click the following links for our Terms of Use and Privacy and Cookie policies

Home | Company | Design Services | Projects | Information | Contact | Site Map


Back to content | Back to main menu